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Abstract: This article presents an innovative switched-capacitor based nine-level inverter employing
single DC input for renewable and sustainable energy applications. The proposed configuration
generates a step-up bipolar output voltage without end-side H-bridge, and the employed capacitors
are charged in a self-balancing form. Applying low-voltage rated switches is another merit of the
proposed inverter, which leads to extensive reduction in total standing voltage. Thereby, switching
losses as well as inverter cost are reduced proportionally. Furthermore, the comparative analysis
against other state-of-the-art inverters depicts that the number of required power electronic devices
and implementation cost is reduced in the proposed structure. The working principle of the proposed
circuit along with its efficiency calculations and thermal modeling are elaborated in detail. In the
end, simulations and experimental tests are conducted to validate the flawless performance of the
proposed nine-level topology in power systems.
Keywords: power conversion; multilevel inverter; improved switched-capacitor module; multi
carrier based modulation
1. Introduction
In recent years, extensive research has been carried out on multilevel inverters (MLIs) due to their
potential in various industrial applications, particularly grid-connected renewable energy sources,
machine drives, and high-voltage direct current transmission systems. Improved output waveforms
quality, reduced device stress (dv/dt), and increased efficiency are some merits of the MLIs in
comparison with the standard two-level inverter [1–4]. The most popular traditional/basic multilevel
topologies are CHB, NPC, and FC, which have widely been put into commercial use in high/medium
voltage systems (above 3 kV). Nonetheless, high control/modulation technique complexity and
large power electronic device count (dc power supplies, semiconductors, and capacitors) are cited as
demerits of the aforementioned topologies [5–7].
To overcome these drawbacks, researchers and industrialists all around the world are contributing
to present innovative topologies with the ability to produce more voltage levels with reduced device
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count and to further improve energy efficiency. Apart from that, it has tried to develop MLIs with
lower voltage-rating switches and to cope with the voltage unbalancing problem in NPC and FC. These
attempts lead not only to reducing filter requirement and simplicity, but also cost/volume reduction of
the conversion system [8–10].
Despite a plethora of multilevel topologies that have been presented, intensive effort has been
devoted to introduce promising topologies. For example, ref. [11,12] presented novel MLIs employing
the technique of switched-capacitor. Although a substantial reduction in the device count is achieved
in these topologies as compared to the conventional ones, they however require H-bridge circuits to
generate bipolar voltages. This weakness leads to a sharp increase in total standing voltage (TSV)
and thereupon switches cost. A single source nine-level (9 L) inverter has been proposed in [13],
which applies semiconductors with the same Peak inverse voltage (PIV) equal to input voltage level.
Nevertheless, this topology utilizes numerous insulated-gate bipolar transistors (IGBTs) and gate
drivers, which enlarge the system. A hybrid cascaded MLI with improved symmetrical sub-module
was introduced in [14]. It employs four dc sources and ten switches with high PIVs to produce a 9 L
voltage waveform. Furthermore, [15] introduced a single source inverter which is comprised of an
H-bridge inverter and two switched-capacitor modules. It employs sixteen IGBTs with low voltage
ratings for generating a 7 L output voltage. Yet, these presented MLIs in the literature suffer from
either a large number of circuit elements or relatively high PIVs.
In summary, the main contribution of this paper is the development of a modified 9 L inverter
for single phase systems, which is superior to all the earlier topologies. The switches employed in
the proposed configuration enjoy low PIVs. At the same time, a further reduction in device count
and implementation cost is attained in the proposed circuit compared to the traditional/cutting-edge
ones. Moreover, there is no difficulty in the capacitors’ charging process since the inverter is inherently
self-balanced. Due to the voltage boosting capability, this inverter is proposed for grid-connected
renewable energy sources (such as solar and wind farms), uninterruptible power supplies, and
electric vehicles in which low input DC voltages are required to be boosted to an acceptable range for
these systems.
The rest of this article is structured into five sections. Following the introduction, Section 2
presents the operating principle and a detailed comparative study of the proposed topology in order to
demonstrate the superiority of the proposed inverter against newest 9 L topologies. Section 3 describes
PWM strategy applied to the proposed inverter. Efficiency calculations and thermal analysis are carried
out in Section 4. The simulation and experimental results are brought in Section 5 in order to prove
the feasibility and effectiveness of the presented topology. Eventually, conclusions are presented in
Section 6.
2. Analysis of the Proposed Nine-Level Inverter
2.1. Circuit Description
Figure 1 depicts the proposed switched-capacitor based inverter with the potential of generating
a 9 L staircase waveform (±2VIN, ±3VIN/2, ±VIN, ±VIN/2 and 0). As demonstrated in Figure 1,
it comprises twelve power switches, two capacitors (C1, C2), and only one input DC source with the
advantage of regenerative capability. The output voltage can be boosted up to 2VIN by connecting the
input source with pre-charged capacitors in series. It should be underscored that the blocking voltage
of all switches employed in the proposed inverter is equal to the input DC source (i.e., VIN), with the
exception of S7, S8, and S12 which block only half the VIN. In other words, it generates a bipolar output
voltage without using end-side H-bridge. This ability is considered a beneficial feature of the proposed
circuit since the lower switch voltage rating, the cheaper switch.
The working principle of the proposed inverter is illustrated in Figure 2. As can be observed,
C1 and C2 are charged up to VIN/2 by turning S3 and S4 on during 0 and ±1VIN levels. Then, the
capacitors are connected in parallel at ±VIN/2 and ±3VIN/2 levels. Thereby, the voltage across them
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is balanced. Finally, they are discharged across the load during ±VIN/2 and ±2VIN levels. Relying on
this simple switching plan, the proposed inverter does not require any external balancer circuit.Energies 2019, 12, x FOR PEER REVIEW  3 of 15 
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Figure 2. Switching states of the proposed inverter, (a) +2VIN, (b) +3VIN/2, (c) +VIN, (d) +VIN/2, (e) 0; (f) 
−VIN/2, (g) −VIN, (h) −3VIN/2, (i) −2VIN. 
2.2. Comparative Assessment 
Table 1 compares the presented circuit with other recently-introduced topologies in terms of the 
number of required semiconductors/DC sources and switches voltage rating. As observed from the 
table, [14] the proposed circuit employs the least number of switches and capacitors compared to the 
other ones. These minimizations result in simpler control and a higher degree of compactness. Apart 
from this, the table depicts a fourfold increase in the number of required DC power supplies for [14] 
and conventional CHB, while the others and proposed inverter utilize only one DC source. 
Applying switches with lower PIV is also a distinct advantage of the proposed inverter. In other 
words, it enjoys the lowest level of TSV. To prove this, the number of employed IGBTs with the same 
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Figure 2. Switching states of the proposed inverter, (a) +2VIN, (b) +3VIN/2, (c) +VIN, (d) +VIN/2, (e) 0; (f) 
−VIN/2, (g) −VIN, (h) −3VIN/2, (i) −2VIN. 
2.2. Comparative Assessment 
Table 1 compares the presented circuit with other recently-introduced topologies in terms of the 
number of required semiconductors/DC sources and switches voltage rating. As observed from the 
table, [14] the proposed circuit employs the least number of switches and capacitors compared to the 
other ones. These minimizations result in simpler control and a higher degree of compactness. Apart 
from this, the table depicts a fourfold increase in the number of required DC power supplies for [14] 
and conventional CHB, while the others and proposed inverter utilize only one DC source. 
Applying switches with low r PIV is also a distinct advantage of th  pr sed inverter. In other 
words, it enjoys the lowest level of TSV. T  prove this, the number of mployed IGBTs with the same 
. i t tes f t e proposed inverter, (a) +2VIN, ( ) IN 2, (c) +VIN, (d) +VIN/2, (e) 0;
(f) −VIN/2, (g) −VIN, (h) −3VIN/2, (i) −2VIN.
2.2. Comparative Assessment
Table 1 compares the presented circuit with other recently-introduced topologies in terms of the
number of required semiconductors/DC sources and switches voltage rating. As observed from the
table, ref. [14] the proposed circuit employs the least number of switches and capacitors compared
to the other ones. These minimizations result in simpler control and a higher degree of compactness.
Apart from this, the table depicts a fourfold increase in the number of required DC power supplies
for [14] and conventional CHB, while the others and proposed inverter utilize only one DC source.
Applying switches with lower PIV is also a distinct advantage of the proposed inverter. In other
words, it enjoys the lowest level of TSV. To prove this, the number of employed IGBTs with the same
voltage rating for each structure is presented in the following table. For instance, the proposed 9 L
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inverter needs nine and three switches with the PIV of 1VIN and VIN/2 respectively, while [13] requires
nineteen IGBTs with the voltage ratings of VIN. Thereby, the proposed inverter can be an acceptable
alternative to the topologies listed in Table 1.
Table 1. Comparison of the proposed topology with other recently presented inverters.
Comparison Item CHB (Con.) [11] (2010) [12] (2017) [13] (2018) [14] (2018) [15] (2018) Proposed
Level 9 9 9 9 9 7 9 8M * + 1
Switch 16 13 12 19 10 16 12 12M
Capacitor - 3 4 3 - 2 2 2M
DC source 4 1 1 1 4 1 1 M
N * × PIV 16 × 1VIN 4 × 4VIN9 × 1VIN
4 × 4VIN
8 × 1VIN 19 × 1VIN
4 × 4VIN
2 × 3VIN
4 × 1VIN
16 × 1VIN 9 × VIN3 × VIN/2
9M × VIN
3M × VIN/2
TSV 16VIN 25VIN 24VIN 19VIN 26VIN 16VIN 21VIN/2 M × (21VIN/2)
M *: Number of cascaded modules.
Furthermore, the single-source topologies are also compared in terms of total implementation cost
(see Table 2). It should be noted that CHB and [14] are not considered in the cost-comparative analysis
since they require four DC power supplies. For a fair comparison, power rating (i.e., volt/ampere
rating) of all the MLIs are assumed to be equal to 5 kW/30.7 A. Moreover, a 50% voltage rating margin
is considered for the selection of switches and capacitors. It is observed from Table 2 that the proposed
inverter requires the least implementation cost compared to the other ones.
Table 2. Price Comparison of the Single-Source MLIs.
Part Part Number Voltage Rating(V)
Unit Price *
(€) [11] [12] [13] [15] Proposed
MOSFETs
STW40NF20 200 3.53 9 8 19 - 3
SUP40N25-60-E3 250 4.43 - - - 16 9
FQL40N50 450 7.73 - - - - -
SIHG47N60AEFGE3 600 7.82 4 4 - - -
Capacitors
E32D151HPN472TEE3M 150 23.00 3 2 4 - 2
B43713F2478M000 250 39.39 - - - 2 -
ALS31A472NF350 350 48.83 - 2 - - -
Gate driver IRS21271SPBF - 1.34 13 12 19 14 12
Total cost (€) 149.47 219.26 184.53 168.42 112.54
* Source: www.mouser.com.
3. Multicarrier PWM Strategy
Therein, phase disposition PWM technique is applied to control each IGBT of the proposed
topology. To do this, eight triangular carriers (Vt1 to Vt8) arranged with shifts in amplitudes are
required (see Figure 3a). It should be noted that they are the same in amplitude (At), frequency (ft) and
phase [16,17]. The carriers are compared to a reference waveform (Vref) which results in generating
appropriate fire pulses for all switches. For instance, S11 is turned on when Vref > Vt1 or Vt2 < Vref < Vt1
or Vt8 < Vref < Vt7 or Vref <Vt8. In other words, S11 must be turned on when S1: ON, S4: ON, S3: OFF
(or S2: ON, S3: ON, S4: OFF), which can be observed in Figure 2. Similarly, S12 is turned on when Vref >
Vt1 or Vt3 < Vref < Vt2 or Vt5 < Vref < Vt4 or Vt7 < Vref < Vt6 or Vref < Vt8. In other words, S12 must be
turned on when S7 and S8 are OFF (see Figure 2). Further clarification concerning switching strategy is
brought up in Figure 3b and Table 3.
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Table 3. -State I s for ach Level.
Relationship between the Carriers and Vref ON-State IGBTs L vels
Vref > Vt1 S1-S4-S5-S10-S11-S12 +4VIN
Vt2 < Vref < Vt1 S1-S4-S5-S7-S8-S10-S11 +3VIN
Vt3 < Vref < Vt2 S1-S3-S4-S5-S6-S10-S12 +2VIN
Vt4 < Vref < Vt3 S1-S3-S5-S7-S8-S10 +1VIN
Vt5 < Vref < Vt4 S2-S3-S4-S5-S6-S10-S12 0
Vt6 < Vref < Vt5 S2-S4-S6-S7-S8-S9 −1VIN
Vt7 < Vref < Vt6 S2-S3-S4-S5-S6-S9-S12 −2VIN
Vt8 < Vref < Vt7 S2-S3-S6-S7-S8-S9-S11 −3VIN
Vref < Vt8 S2-S3-S6-S9-S11-S12 −4VIN
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4. Loss Distribution and Thermal Modeling
4.1. Power Loss Analysis
The power loss for a multilevel inverter is composed of three parts including PC, PS and PR which
are elaborated as follows:
4.1.1. Conduction Loss (PC)
PC is caused by parasitic resistance (i.e., ON-state resistance of the switch (RS) and its parallel
diode (RD), capacitor internal resistance (RC)) involved in the current paths [18]. Table 4 shows the
equivalent value of the parasitic resistance (Req) existing in each voltage level. It should be noted that
in the present work RS, RD, and RC are considered equal to 0.27 Ω, 0.05 Ω, and 0.03 Ω, respectively.
Table 4. Req in Each Step.
Output Level Req (Ω)
0 2RS + 2RD = 0.64
±VIN/2 3RS + 2RD + RC = 0.94
±VIN 3RS + RD = 0.86
±3VIN/2 5RS + RD + RC = 1.43
±2VIN 6RS + 2RC = 1.68
If |Vref| < At, the output voltage switches between 0 and +VIN/2 (see Figure 3a). Consequently,
the output current passes through two switches and two diodes (three switches, two diodes, and one
capacitor) during 0 (+VIN/2) level, as depicted in Table 4. In this case, the energy dissipated within
0 < t < t1 (t6 < t < t7 or t12 < t < 2pi) is attained by Equation (1) in which At, Aref, and fref are considered
equal to 0.25, 0.9, and 50 Hz, respectively [18]. Moreover, t1 is calculated as follows:
E0&VIN/2 =
t1∫
0
[
ILoadsin
(
2pi fre f t
)]2
×
[
(3RS + 2RD + RC)
Are f sin(2pi fre f t)
At +(2RS + 2RD)
(
1− Are f sin(2pi fre f t)At
)]
dt
= 2.04× 10−5 × (Pout/VIN)2
(1)
t1 =
sin−1(At/Are f )
2pi fre f
=
sin−1(0.25/0.9)
100pi
= 9× 10−4sec. (2)
Similarly, the energy losses that occurred in other time intervals are calculated by Equations (3)–(8).
EVIN/2 &VIN =
t2∫
t1
[
ILoadsin
(
2pi fre f t
)]2
×
[
(3RS + RD)
Are f sin(2pi fre f t)−At
At +(3RS + 2RD + RC)
(
1− Are f sin(2pi fre f t)−AtAt
)]
dt
= 2.03× 10−4 × (Pout/VIN)2
(3)
t2 =
sin−1(2At/Are f )
2pi fre f
=
sin−1(0.5/0.9)
100pi
= 1.87× 10−3sec. (4)
EVIN &3VIN/2 =
t3∫
t2
[
ILoadsin
(
2pi fre f t
)]2
×
[
(5RS + RD + RC)
Are f sin(2pi fre f t)−2At
At +(3RS + RD)
(
1− Are f sin(2pi fre f t)−2AtAt
)]
dt
= 7.2× 10−4 × (Pout/VIN)2
(5)
t3 =
sin−1(3At/Are f )
2pi fre f
=
sin−1(0.75/0.9)
100pi
= 3.1× 10−3sec. (6)
E3VIN/2 &2VIN =
t4∫
t3
[
ILoadsin
(
2pi fre f t
)]2
×
[
(6RS + 2RC)
Are f sin(2pi fre f t)−3At
At +(5RS + RD + RC)
(
1− Are f sin(2pi fre f t)−3AtAt
)]
dt
= 0.0051× (Pout/VIN)2
(7)
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t4 =
pi − sin−1(3At/Are f )
2pi fre f
=
pi − sin−1(0.75/0.9)
100pi
= 6.86× 10−3sec. (8)
Due to quarter-wave symmetry of the output voltage, the total conduction loss for the proposed
9 L topology is:
PC =
(
4E0 &VIN/2 + 4EVIN/2 &VIN+ 4EVIN &3VIN/2 + 2E3VIN/2 &2VIN
)× fre f = 0.69× (Pout/VIN)2 (9)
4.1.2. Switching Loss (PS)
The overlap of switch voltage and current during rise and fall times (i.e., ton and toff) leads to PS,
which is highly proportional to the fS. The turn-on and turn-off power loss of the switch S are attained
by [19]:
PS, on = fS
ton∫
0
vS(t) iS(s) dt = fS
ton∫
0
(
VS
ton
t
)(
− I
on
S
ton
(t− ton)
)
dt =
1
6
fSVS IonS ton (10)
PS,o f f = fS
to f f∫
0
vS(t) iS(t) dt = fS
to f f∫
0
(
VS
to f f
t
)(
− I
o f f
S
to f f
(
t− to f f
))
dt =
1
6
fSVS I
o f f
S to f f (11)
In which ISon (ISoff) is the switch current after (before) turning on (off). Considering ton = toff =
58 ns and ft = 4 kHz, PS for all the switches is obtained as follows:
PSj,on = PSj,o f f = 16 × 12 × 4× 103 ×VIN × ILoadpi × 58× 10−9 = 6.15× 10−6 × Pout, j = 1, 2, 9, 10, 11 (12)
PSj,on = PSj,o f f =
1
6
× 4× 103 ×VIN × ILoadpi × 58× 10
−9 = 12.3× 10−6 × Pout, j = 3, 4, 5, 6 (13)
PSj,on = PSj,o f f =
1
6
× 1
2
× 4× 103 × VIN
2
× ILoad
pi
× 58× 10−9 = 3.07× 10−6 × Pout, j = 7, 8 (14)
PS12,on = PS12,o f f =
1
6
× 1
2
× 4× 103 × VIN
2
× ILoad
pi
× 58× 10−9 = 3.07× 10−6 × Pout (15)
Consequently, the total switching loss for the presented 9 L inverter is calculated by:
PS =
Nswitch
∑
j=1
(
PSj,ON + PSj ,OFF
)
= 178× 10−6 × Pout (16)
4.1.3. Power Loss Generated by Capacitor Voltage Ripple (PR)
PR is due to the voltage difference between the capacitor and input DC source during the charging
periods. Generally, the maximum discharging value of each capacitor in a switched-capacitor circuit is
attained by [13,18]:
∆QC =
td∫
tc
ILoadSin(2pi fre f t)dt (17)
where [tc, td] is the discharging interval of each capacitor. According to Figures 2a and 3a, the maximum
discharging period of C1 (or C2) is equal to [t3, t4]. Thus, considering maximum acceptable voltage
drop across C1 (or C2) equal to ∆Vripple, the capacitance of each capacitor is calculated by [13,18]:
C ≥ ∆QC
∆Vripple × 0.5VIN (18)
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For example, considering Pout = 1.4 kW (ILoad = 7 A, VIN=200 V) and ∆Vripple = 10%, the capacitances
for the proposed inverter are obtained as follows:
C1 = C2 =
0.00686∫
0.0031
7× Sin(100pit)dt
0.1× 100 =
0.024
10
= 2400 µF (19)
It also should be noted that nominal voltage of the capacitors is equal to VIN/2 (see Figure 2).
Consequently, PR for the proposed topology is attained as follows:
PR =
fre f
2
(
2
∑
i=1
Ci
(
∆Vripple × 0.5VIN
)2)
= 50×
(
0.00686∫
0.0031
ILoadsin(100pit) dt× ∆Vripple × 0.5VIN
)
= 0.088× ∆Vripple × Pout (20)
Therefore, considering Equations (9), (16), and (20), the efficiency is calculated by Equation (21).
η =
Pout
Pin
=
Pout
Pout + PC + PS + PR
(21)
Theoretical efficiency of the proposed inverter has been calculated at different output power and
presented in Figure 4. It is observed that there is a marked rise in the efficiency by increasing the
output power.
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Figure 4. Inverter efficiency at dif erent power output.
4.2. Thermal Model
Heat distribution through semiconductor components is caused by power loss, which leads to
an increasing of Tj [20]. This temperature, for safety reasons, should be monitored and kept within a
specified range during the inverter operation. Figure 5a illustrates the thermal model implemented for
a single semiconductor, in which the thermal impedance between junction and case (Zth) is considered
a four-layer foster network (see Figure 5b) [21,22]. It should be noted that Zc and Zs are the thermal
impedances from the case to the heat sink and from the heat sink to the ambient, respectively. These
are found on the manufacturer datasheet.
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5. Simulation and Experimental Results
Simulations have been conducted in MATLAB for steady-state and transient modes, as presented
below. Figure 7 shows the inverter output voltage/current and capacitors voltage at resistive-inductive
load (ft = 4 kHz, C1 = C2 = 2300 µF, R = 100 Ω, L = 100 mH). These results confirm the flawless
performance and self-balanced ability of the presented 9 L inverter. Moreover, the value of the input
DC source is selected at 200 V. Thus, the capacitors and output voltages reach 100 V and 400 V,
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respectively. The proposed topology has also been simulated under step change in the load, and the
results are presented in Figure 8. As can be observed, the voltage ripple across the capacitors rises
promptly from 3.5% to 7.2% by decreasing the load impedance. Once again, these figures verify the
inherent capacitor voltage balancing ability during inverter operation.
Figure 9 shows the voltage waveforms across some power switches employed in the proposed
topology. It is clear that S3, S5, and S11 (also S1, S2, S4, S6, S9 and S10) must withstand voltages equal to
the input DC source (i.e., 200 V). Other switches (S7, S8 and S12), however, block voltages equal to half
the input DC source (i.e., 100 V). To sum up, unlike topologies with end side H-bridge, none of the
switches required for the proposed inverter tolerate maximum output voltage (i.e., 400 V).
Furthermore, the effect of different modulation indexes and switching frequencies on the operation
of the proposed inverter is shown in Figure 10. It is observed that the inverter output voltage has
lower THD at higher modulation index (and higher switching frequency). Moreover, the fundamental
component of output voltage is decreased at lower modulation index.
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6. Conclusions
Herein, the operating principle of a new 9 L inverter has been discussed and confirmed
experimentally. The comparative analysis depicted that the presented topology not only reduces the
number of semiconductors/DC links required for generating a 9 L voltage waveform, but also employs
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Nomenclature
MLIs Multilevel inverters
CHB Cascaded H-bridge
NPC Neutral point clamped
FC Flying capacitor
TSV Total standing voltage (V)
PIV Peak inverse voltage (V)
PWM Pulse width modulation
DSP Digital signal processor
VIN and IIN Input voltage (V) and current (A) of the inverter
VLoad and ILoad Maximum load voltage (V) and current (A)
Vt Triangular carrier of the PWM modulation
Vref Reference waveform of the PWM modulation
VS and IS Voltage (V) and current (A) of the switch S
∆Vripple Voltage ripple across each capacitor (V)
∆QC Maximum discharging value of the capacitor C
N Number of power switches with the same PIV
M Number of cascaded modules
At and ft Amplitude and frequency of the triangular carriers (Vt)
Aref and fref Amplitude and frequency of the reference waveform (Vref)
PC Conduction loss (W)
PS Switching loss (W)
PR Power loss caused by capacitor voltage ripple (W)
PS, on and PS, off Turn-on and turn-off power loss of the switch S (W)
Pout Inverter output power (W)
RS and RD ON-state resistance of the switch S and its parallel diode (Ω)
RC Capacitor internal resistance (Ω)
Req Equivalent value of the parasitic resistance in each voltage level (Ω)
R and L Resistance (Ω) and inductance (H) of the load
ton and toff Rise and fall times of the switch S (s)
fS Switching frequency (Hz)
Tj Semiconductor junction temperature (◦C)
Tc Semiconductor case temperature (◦C)
Ts Heat sink temperature (◦C)
Ta Ambient temperature (◦C)
Zth Thermal impedance between junction and case of the semiconductor
Zc Thermal impedance between semiconductor case and its heat sink
Zs Thermal impedance between heat sink and ambient
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